

DESCRIPTION


The SSF1341 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 2.5V. This device is suitable for use as a load switch or in PWM applications.

GENERAL FEATURES

- $V_{DS} = -12V, I_D = -3.5A$
 $R_{DS(ON)} < 85m\Omega @ V_{GS} = -2.5V$
 $R_{DS(ON)} < 50m\Omega @ V_{GS} = -4.5V$
- High power and current handling capability
- Lead free
- Surface mount package

APPLICATION

- PWM applications
- Load switch
- Power management



PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
SSF3EG	SSF1341	SOT23	Ø180mm	8 mm	3000 units

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-12	V
Gate-Source Voltage	V_{GS}	± 8	V
Drain Current-Continuous@ Current-Pulsed (Note 1)	$I_D(25^\circ C)$	-3.5	A
	$I_D(70^\circ C)$	-2.6	A
	I_{DM}	-14	A
Maximum Power Dissipation	P_D	1.25	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ C$

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	100	$^\circ C/W$
--	-----------------	-----	--------------

ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=-250\mu A$	-12			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=-12V, V_{GS}=0V$			-1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 8V, V_{DS}=0V$			± 100	nA
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu A$	-0.4		-1	V
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS}=-4.5V, I_D=-3.5A$		41	50	m Ω
		$V_{GS}=-2.5V, I_D=-3A$		51	85	
Forward Transconductance	g_{FS}	$V_{DS}=-5V, I_D=-2.8A$	8			S
DYNAMIC CHARACTERISTICS (Note 4)						
Input Capacitance	C_{iss}	$V_{DS}=-8V, V_{GS}=0V,$ $F=1.0\text{MHz}$		1000		PF
Output Capacitance	C_{oss}			200		PF
Reverse Transfer Capacitance	C_{rss}			150		PF
SWITCHING CHARACTERISTICS (Note 4)						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=-10V, I_D=-1A$ $V_{GS}=-4.5V, R_{GEN}=6\Omega$		20	29	nS
Turn-on Rise Time	t_r			19	30	nS
Turn-Off Delay Time	$t_{d(off)}$			39	58	nS
Turn-Off Fall Time	t_f			9	15	nS
Total Gate Charge	Q_g	$V_{DS}=-8V, I_D=-3.5A, V_{GS}=-4.5V$		12	17	nC
Gate-Source Charge	Q_{gs}			1.5		nC
Gate-Drain Charge	Q_{gd}			3		nC
DRAIN-SOURCE DIODE CHARACTERISTICS						
Diode Forward Voltage (Note 3)	V_{SD}	$V_{GS}=0V, I_S=-1.7A$		-0.8	-1.2	V

NOTES:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on 1in² FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production testing.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1. Switching Test Circuit




Figure 2. Switching Waveforms




Figure 3. Power Dissipation




Figure 4. Drain Current vs Junction Temperature




Figure 5. Output Characteristics




Figure 6. Drain-Source On-Resistance




Figure 7. Transfer Characteristics




Figure 8. Drain-Source On-Resistance




Figure 9. $R_{ds(on)}$ vs V_{gs}




Figure 10. Capacitance vs V_{ds}




Figure 11. Gate-Source Voltage vs Gate Charge




Figure 12. Source- Drain Diode Forward




Figure 13. Safe Operation Area







Figure 14. Normalized Maximum Transient Thermal Impedance

SOT-23 PACKAGE INFORMATION

Dimensions in Millimeters (UNIT:mm)



Symbol	Dimensions in Millimeters	
	MIN.	MAX.
A	0.900	1.150
A1	0.000	0.100
A2	0.900	1.050
b	0.300	0.500
c	0.080	0.150
D	2.800	3.000
E	1.200	1.400
E1	2.250	2.550
e	0.950TYP	
e1	1.800	2.000
L	0.550REF	
L1	0.300	0.500
θ	0°	8°

NOTES

1. All dimensions are in millimeters.
2. Tolerance $\pm 0.10\text{mm}$ (4 mil) unless otherwise specified
3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 5 mils.
4. Dimension L is measured in gauge plane.
5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.