




Features

- Ultra low capacitance: 0.2pF typical
- Ultra low leakage: nA level
- Operating voltage: 3.3V
- Low clamping voltage
- Complies with following standards:
 - IEC 61000-4-2 (ESD) immunity test
 - Air discharge: ±15kV
 - Contact discharge: ±15kV
 - IEC61000-4-5 (Lightning) 5A (8/20µs)
- RoHS compliant



DFN2510



Schematic Diagram

Applications

- Cellular handsets and accessories
- Display ports
- MDDI / MHL
- USB 2.0 / USB 3.0
- Digital visual interface (DVI)
- PCI express and serial SATA ports

Absolute Maximum Ratings ($T_A=25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Value	Unit
Peak Pulse Power (8/20µs)	P_{PK}	35	W
Peak Pulse Current (8/20µs)	I_{PP}	5	A
ESD per IEC 61000-4-2 (Air)	V_{ESD}	±15	kV
ESD per IEC 61000-4-2 (Contact)		±15	
Operating Temperature Range	T_J	-55 to +125	°C
Storage Temperature Range	T_{STG}	-55 to +150	°C

Electrical Characteristics ($T_A=25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Reverse Working Voltage	V_{RWM}	Any I/O pin to ground	-	-	3.3	V
Breakdown Voltage	V_{BR}	$I_T=1\text{mA}$, any I/O pin to ground	3.5	-	-	V
Reverse Leakage Current	I_R	$V_{RWM}=3.3\text{V}$, any I/O pin to ground	-	-	0.2	µA
Clamping Voltage	V_C	$I_{PP}=5\text{A}$ (8 x 20µs pulse), any I/O pin to ground	-	-	7	V
ESD Clamping Voltage ¹	V_C	$I_{PP}=4\text{A}$, $t_p=0.2/100\text{ns}$ (TLP), any I/O pin to ground	-	5.1	-	V
		$I_{PP}=16\text{A}$, $t_p=0.2/100\text{ns}$ (TLP), any I/O pin to ground	-	9.1	-	V
Dynamic Resistance ²	R_{DYN}	$t_p=0.2/100\text{ns}$ (TLP), any I/O pin to ground	-	0.36	-	Ohm
Junction Capacitance	C_J	$V_R=0\text{V}$, $f=1\text{MHz}$, any I/O pin to ground	-	0.2	-	pF

Notes:

1. Transmission line pulse test (TLP) settings: $t_p=100\text{ns}$, $t_r=0.2\text{ns}$.
2. Dynamic resistance calculated from $ITLP=4\text{A}$ to $ITLP=16\text{A}$.

Ultra Low Capacitance ESD TVS Array

Typical Performance Characteristics ($T_A=25^\circ\text{C}$ unless otherwise Specified)




Figure 1. Junction Capacitance vs. Reverse Voltage




Figure 2. Peak Pulse Power vs. Pulse Time




Figure 3. Clamping Voltage vs. Peak Pulse Current
 ($t_p=8/20\mu\text{s}$)




Figure 4. TLP Measurement




Figure 5. 8 X 20 μs Pulse Waveform






Figure 6. ESD Clamping Voltage
 8 kV Contact per IEC61000-4-2

Package Outline Dimensions (DFN2510)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.450	0.600	0.018	0.024
A1	0.000	0.050	0.000	0.002
b	0.150	0.250	0.006	0.010
b1	0.350	0.450	0.014	0.018
b2	0.200	0.300	0.008	0.012
c	0.100	0.200	0.004	0.008
D	2.450	2.550	0.096	0.100
e	0.50BSC		0.020BSC	
Nd	2.00BSC		0.080BSC	
E	0.950	1.050	0.037	0.041
L	0.330	0.450	0.013	0.018
L1	0.075REF		0.003REF	
L2	0.050REF		0.002REF	
R	0.050	0.150	0.002	0.006

Recommended Pad Layout



Order Information

Device	Package	Marking	Carrier	Quantity
GSECL3B002	DFN2510	3344C	Tape & Reel	3,000pcs / Reel

For more information, please contact us at: inquiry@goodarksemi.com