



Main Product Characteristics

$V_{(BR)DSS}$	650V
$R_{DS(ON)}$	0.40 Ω (Max.)
I_D	11A



TO-252 (DPAK)



Schematic Diagram

Features and Benefits

- Advanced MOSFET process technology
- Ideal for high efficiency switched mode power supplies
- Low on-resistance with low gate charge
- Fast switching and reverse body recovery
- AEC-Q101 qualified



Description

The GSGD65R400AU utilizes the latest techniques to achieve high cell density and low on-resistance. These features make this device extremely efficient and reliable for use in high efficiency switch mode power supplies and a wide variety of other applications.

Absolute Maximum Ratings ($T_A=25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Max.	Unit
Drain-Source Voltage	V_{DS}	650	V
Gate-to-Source Voltage	V_{GS}	± 30	V
Continuous Drain Current, @ Steady-State ($T_C=25^{\circ}\text{C}$)	I_D	11	A
Continuous Drain Current, @ Steady-State ($T_C=100^{\circ}\text{C}$)		7	A
Pulsed Drain Current	I_{DM}	44	A
Power Dissipation ($T_C=25^{\circ}\text{C}$)	P_D	96	W
		0.77	W/ $^{\circ}\text{C}$
Single Pulse Avalanche Energy ¹	E_{AS}	356	mJ
Single Pulse Avalanche Current	I_{AS}	2.8	A
Body Diode Reverse Voltage Slope ²	dv/dt	15	V/ns
MOS dv/dt Ruggedness ³	dv/dt	100	V/ns
Thermal Resistance, Junction-to-Ambient (PCB Mounted, Steady-State)	$R_{\theta JA}$	62.5	$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.3	$^{\circ}\text{C/W}$
Operating Junction and Storage Temperature Range	T_J/T_{STG}	-55 to +150	$^{\circ}\text{C}$
Soldering Temperature	T_{sld}	260	$^{\circ}\text{C}$

Electrical Characteristics (T_J=25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
On / Off Characteristics						
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, I _D =250μA	650	-	-	V
Drain-to-Source Leakage Current	I _{DSS}	V _{DS} =650V, V _{GS} =0V, T _J =25°C	-	-	1.0	μA
		V _{DS} =650V, V _{GS} =0V, T _J =125°C	-	1.5	-	μA
Gate-to-Source Forward Leakage	I _{GSS}	V _{DS} =0V, V _{GS} =30V	-	-	100	nA
		V _{DS} =0V, V _{GS} =-30V	-	-	-100	
Static Drain-to-Source On-Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =5.5A	-	0.33	0.40	Ω
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	2.0	-	4.0	V
Dynamic and Switching Characteristics						
Input Capacitance	C _{iss}	V _{GS} =0V, V _{DS} =100V, f=1MHz	-	925	-	pF
Output Capacitance	C _{oss}		-	30	-	
Reverse Transfer Capacitance	C _{rss}		-	0.8	-	
Total Gate Charge ^{4,5}	Q _g	I _D =11A, V _{DD} =520V, V _{GS} =10V	-	30	-	nC
Gate-to-Source Charge ^{4,5}	Q _{gs}		-	7.8	-	
Gate-to-Drain ("Miller") Charge ^{4,5}	Q _{gd}		-	15	-	
Gate Plateau ^{4,5}	V _{plateau}		-	6.9	-	V
Turn-On Delay Time ^{4,5}	T _{d(on)}	V _{DD} =325V, V _{GS} =10V, R _G =24Ω, I _D =11A	-	15	-	nS
Rise Time ^{4,5}	T _r		-	35	-	
Turn-Off Delay Time ^{4,5}	T _{d(off)}		-	65	-	
Fall Time ^{4,5}	T _f		-	30	-	
Gate Resistance	R _g	f=1MHz	-	3.6	-	Ω
Source-Drain Ratings and Characteristics						
Continuous Source Current (Body Diode)	I _S	T _C =25°C, MOSFET symbol showing the integral reverse p-n junction diode.	-	-	11	A
Diode Pulse Current	I _{S,pulse}		-	-	44	A
Diode Forward Voltage	V _{SD}	I _S =11A, V _{GS} =0V	-	-	1.4	V
Reverse Recovery Time ⁴	t _{rr}	I _S =11A, V _{GS} =0V, dI _F /dt=100A/us	-	254	-	nS
Reverse Recovery Charge ⁴	Q _{rr}		-	3.2	-	μC
Reverse Recovery Peak Current ⁴	I _{rrm}		-	25	-	A

Notes:

1. L=79mH, V_{DD}=100V, R_G=25Ω, starting temperature T_J=25°C.
2. V_{DS}=0-400V, I_{SD} ≤ I_S, T_J=25°C.
3. V_{DS}=0-480V.
4. Pulse test: Pulse width ≤ 300us, duty cycle ≤ 2%.
5. Essentially independent of operating Temperature.

Typical Electrical and Thermal Characteristic Curves




Figure 1. Typical Output Characteristics




Figure 2. Typical Output Characteristics




Figure 3. Transfer Characteristics




Figure 4. Body Diode Characteristic




Figure 5. $R_{DS(ON)}$ vs. Drain Current




Figure 6. Gate Charge Characteristic

Typical Electrical and Thermal Characteristic Curves




Figure 7. Capacitance Characteristic




Figure 8. Normalized $R_{DS(ON)}$ vs. T_J




Figure 9. $R_{DS(ON)}$ vs. V_{GS}




Figure 10. Safe Operation Area




Figure 11. Gate Threshold Voltage vs. T_J





Figure 12. Normalized BV_{DSS} vs. T_J

Package Outline Dimensions TO-252 (DPAK)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	2.150	2.400	0.085	0.094
A3	0.900	1.100	0.035	0.043
b	0.500	0.900	0.020	0.035
C	0.400	0.650	0.016	0.026
D	6.300	6.900	0.248	0.272
D1	4.950	5.500	0.195	0.217
E	9.400	10.410	0.370	0.410
E1	5.900	6.300	0.232	0.248
e	2.286 BSC		0.090 BSC	
L1	0.890	1.270	0.035	0.050
L3	0.600	1.100	0.024	0.043

Order Information

Device	Package	Marking	Carrier	Quantity
GSGD65R400AU	TO-252 (DPAK)	D65R400	Tape & Reel	2,500 Pcs / Reel