


**Main Product Characteristics**

$V_{DS}$	100V
$R_{DS(on)}$	3m $\Omega$ (max.)
$I_D$	180A



TO-220



Schematic Diagram

**Features and Benefits**

- Advanced MOSFET process technology
- Ideal for PWM, load switching and general purpose applications
- Ultra low on-resistance with low gate charge
- Fast switching and reverse body recovery
- 100% avalanche rated



**Description**

The SSF180N10P utilizes the latest trench techniques to achieve high cell density, low on-resistance and high repetitive avalanche rating. These features make this device extremely efficient and reliable for use in power switching applications and a wide variety of other applications.

**Absolute Maximum Ratings** ( $T_J=25^{\circ}C$  unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain Source Voltage	$V_{DS}$	100	V
Gate Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current <sup>1)</sup>	$I_D$	180	A
Pulsed Drain Current <sup>2)</sup>	$I_{D, pulse}$	540	A
Power Dissipation <sup>3)</sup>	$P_D$	350	W
Single Pulsed Avalanche Energy <sup>5)</sup>	$E_{AS}$	1000	mJ
Operation and Storage Temperature	$T_{STG}, T_J$	-55 to 150	$^{\circ}C$

### Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-Case	$R_{\theta JC}$	0.36	$^{\circ}C/W$
Thermal Resistance, Junction-Ambient <sup>4)</sup>	$R_{\theta JA}$	62.5	$^{\circ}C/W$

### Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Drain-Source Breakdown Voltage	$BV_{DSS}$	100			V	$V_{GS}=0\text{ V}, I_D=250\ \mu\text{A}$
Gate Threshold Voltage	$V_{GS(th)}$	2.0		4.0	V	$V_{DS}=V_{GS}, I_D=250\ \mu\text{A}$
Drain-Source On-State Resistance	$R_{DS(ON)}$		2.5	3.0	m $\Omega$	$V_{GS}=10\text{ V}, I_D=20\text{ A}$
Gate-Source Leakage Current	$I_{GSS}$			100	nA	$V_{GS}=20\text{ V}$
				-100		$V_{GS}=-20\text{ V}$
Drain-Source Leakage Current	$I_{DSS}$			1	$\mu\text{A}$	$V_{DS}=100\text{ V}, V_{GS}=0\text{ V}$

### Dynamic Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Input Capacitance	$C_{iss}$		10952.7		pF	$V_{GS}=0\text{ V},$ $V_{DS}=50\text{ V},$ $f=100\text{ kHz}$
Output Capacitance	$C_{oss}$		1402.2		pF	
Reverse Transfer Capacitance	$C_{rss}$		33.3		pF	
Turn-on Delay Time	$t_{d(on)}$		40.7		ns	$V_{GS}=10\text{ V},$ $V_{DS}=50\text{ V},$ $R_G=2.2\ \Omega,$ $I_D=25\text{ A}$
Rise Time	$t_r$		31.4		ns	
Turn-Off Delay Time	$t_{d(off)}$		75.4		ns	
Fall Time	$t_f$		16.2		ns	

### Gate Charge Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Total Gate Charge	$Q_g$		158.8		nC	$I_D=25\text{ A}$ , $V_{DS}=50\text{ V}$ , $V_{GS}=10\text{ V}$
Gate-Source Charge	$Q_{gs}$		38.4		nC	
Gate-Drain Charge	$Q_{gd}$		41.6		nC	
Gate Plateau Voltage	$V_{\text{plateau}}$		4.6		V	

### Body Diode Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Diode Forward Current	$I_S$			180	A	$V_{GS}<V_{th}$
Pulsed Source Current	$I_{SP}$			540		
Diode Forward Voltage	$V_{SD}$			1.3	V	$I_S=20\text{ A}$ , $V_{GS}=0\text{ V}$
Reverse Recovery Time	$t_{rr}$		99.2		ns	$I_S=25\text{ A}$ , $di/dt=100\text{ A}/\mu\text{s}$
Reverse Recovery Charge	$Q_{rr}$		401.9		nC	
Peak Reverse Recovery Current	$I_{rrm}$		6.7		A	

Notes:

- 1) Calculated continuous current based on maximum allowable junction temperature.
- 2) Repetitive rating; pulse width limited by max. junction temperature.
- 3)  $P_d$  is based on max. junction temperature, using junction-case thermal resistance.
- 4) The value of  $R_{\theta JA}$  is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with  $T_a=25\text{ }^\circ\text{C}$ .
- 5)  $V_{DD}=50\text{ V}$ ,  $R_G=25\text{ }\Omega$ ,  $L=0.3\text{ mH}$ , starting  $T_J=25\text{ }^\circ\text{C}$ .

**Typical Characteristic Curves**




Figure 1, Typ. output characteristics




Figure 2, Typ. transfer characteristics




Figure 3, Typ. capacitances




Figure 4, Typ. gate charge




Figure 5, Drain-source breakdown voltage




Figure 6, Drain-source on-state resistance

**Typical Characteristic Curves**




Figure 7, Forward characteristic of body diode




Figure 8, Safe operation area  $T_C=25^\circ\text{C}$

**Test Circuits and Waveforms**





Figure 1, Gate charge test circuit & waveform





Figure 2, Switching time test circuit & waveforms

**Test Circuits and Waveforms**




Figure 3, Unclamped inductive switching (UIS) test circuit & waveforms





Figure 4, Diode reverse recovery test circuit & waveforms

**Package Outline Dimensions TO-220**



Symbol	Min	Nom	Max
A	4.37	4.57	4.77
A1	1.25	1.30	1.45
A2	2.20	2.40	2.60
b	0.70	0.80	0.95
b2	1.17	1.27	1.47
c	0.40	0.50	0.65
D	15.10	15.60	16.10
D1	8.80	9.10	9.40
D2	5.50	-	-
E	9.70	10.00	10.30
E3	7.00	-	-
e	2.54 BSC		
e1	5.08 BSC		
H1	6.25	6.50	6.85
L	12.75	13.50	13.80
L1	-	3.10	3.40
ΦP	3.40	3.60	3.80
Q	2.60	2.80	3.00